Integrated AI and Wireless for Sustainable Mobile Network Evolutions

--- An Open-Source RISC-V Domain Specific Architecture Approach

Presenter: Zhiyuan Jiang

Contributor: Limin Jiang, Yi Shi, Yintao Liu, Qingyu Deng, Siyu Xu, Yihao Shen, Feng Yuan,

Si Wang, Bo Ruan, Haiqin Hu, Meiling Yang, Shan Cao, Ting Zhou and Sheng Zhou

2025.7.8@Geneva







先进通信与计算芯片实验室 Advanced Communication and Computing Electronics Lab

Faculty Members:



Zhiyuan Jiang Professor@SHU



Shan Cao Associate Prof.@SHU



Zeyu Hu Lecturer@SHU



Ting Zhou
Professor@SHU



Sheng Zhou
Associate Prof.@THU

<u>Advanced Communication and Computing Electronics Lab</u> (A©E-Lab) was founded in 2019 at Shanghai University in Shanghai, China.



Deep Transcend Ltd., founded in Shanghai in 2023, is a start-up with 6 full-time employees.



- Background & Motivation
- Related Works
- Echo: An Open-Source 5G/4G/GNSS/LoRa/Al Library
- Venus: A Multi-Core Dataflow-Driven RISC-V Domain Specific Architecture and Implementation on 40nm CMOS
- Zoozve: A Strip-Mining-Free RISC-V Vector Extension Compiler
- Conclusion

Mobile Network Evolution

A©E-Lab

1G (1980s) —— Analog communication (Ericsson & Motorola)

2G (1990s) — Digital communication (Nokia)

3G (2000s) —— CDMA

4G (2010s) —— OFDM and MIMO

 $5G (2020s) \rightarrow 6G (2030s)$

3GPP Releases and Generations

Dates indicated reflect when the work is maturing in the groups. It does not indicate the release's freeze date or the finish of work.

> Rel 21 Rel 99 Rel 18













- > From Performance Improvement to Scenario Driven
- > From IoT (Internet of Everything) to IIoT (Intelligent Internet of Things)



Enhancements of Communication Performance



Increase in application scenarios

Sustainable 6G Evolution Dilemma

A©E-Lab

From Users: 5G is not good enough


邬贺铨院士: 5G红利不及预期, 6G应更加个性化

时间: 2024-04-18

来源: C114诵信网

原因在于,移动通信从2G、3G到4G,几乎是单一维度的网络能力提升,无需考虑可能引出哪些新业务。网络和业务相互促进,例如3G催生了智能手机,4G带热了短视频、扫码支付等应用。但5G希望进军工业互联网,低估了企业个性化需求的挑战和工业内网标准碎片化的门槛,使得面向消费级的网络架构在工业场景"高不成、低不就"。

面向消费端,5G的频谱效率和单位能效尽管远远优于4G,但用户难以感知到这一优势;用户流量成倍增长,也没有反映到运营商的ARPU值上。邬贺铨指出,运营商获得的5G红利不及预期,6G需要更加多元化、个性化,满足不同应用场景对终端、网速、频谱、智能、安全、时延的差异化偏好。



Without killer application, not app-driven

From Operators: Not economically sustainable

1800亿,5G投资或20年都收不回?

近日,中国移动、中国联通纷纷宣布,已提前完成了全年的5G建设目标,一场轰轰烈烈的5G基建大战暂时落下帷幕。

6G threatens to be mobile's lost generation


The next generation of mobile technology faces a hard job to survive a geopolitical arms race, industry hype and growing telco unhappiness about the standards process.

Vodafone Group's Network Strategy Director Santiago Tenorio said in an interview: "Nobody needs 6G. The industry should make 6G a 'No-G'." BT Group's Chief Architect Neil McRae also said in 2021: "I hope that 5G will be the best and the last generation of mobile communication technology in history. I hope we don't need 6G."

Main Features:


- Native AI: AI will be both a service and a native feature in the 6G communication system, and 6G will be an E2E system that supports AI-based services and applications.
- Networked sensing (ISAC)
- Extreme Connectivity
- Integrated NTN: Ubiquitous Connectivity
- Native Trustworthiness
- Sustainability

The potential technologies to realize energy efficiency span architectures, materials, hardware components, algorithms, software, and protocols.




AI-RAN Alliance

A©E-Lab



AI-RAN is an architecture that integrates AI and RAN. It uses GPUs for baseband signal processing and AI computing, thereby disrupting the traditional architecture as well as the O-RAN architecture.





"We will install AITRAS in nearly 200,000 base stations across the country and fully rebuild the communication network using AI-RAN technology." (Nvidia and SoftBank)

Traditional RAN Architecture


A©E-Lab

Traditional RAN:


- Protocol stack that runs on proprietary hardware.
- > Radio Unit and BBU are connected via proprietary interfaces.
- > Single vendor provides both Radio Unit and BBU.

Traditional Baseband: (DSP and ASIC modem)

- The core processing unit of the baseband is solidified by hardware.
- ➤ Closed Ecosystem: Neither the software nor hardware implementations of the baseband are open.



Traditional RAN structure



Industry

- > Economically unsustainable 6G
- Operators is vendor-locked
- limited flexibility / scalability in RAN

High upgrade and maintenance costs

AI-Driven

- ➤ Native-Al mobile network
- Hardware choice is limited
- ➤ lack open-source platforms similar with AI community

Hinder hardware efficiency and cross-domain innovation

Academia

- lack open-source reference designs and collaborative testbeds
- Long time-to-market for new technology

Hard to integrate cutting-edge research and industry feedback

Sustainable mobile network evolution is a major challenge!

Open-source, Decoupled Software and Hardware on Integrated AI and Wireless Chipsets


- Background & Motivation
- Related Works
- Echo: An Open-Source 5G/4G/GNSS/LoRa/Al Library
- Venus: A Multi-Core Dataflow-Driven RISC-V Domain Specific Architecture and Implementation on 40nm CMOS
- Zoozve: A Strip-Mining-Free RISC-V Vector Extension Compiler
- Conclusion

Open RAN / V-RAN



A©E-Lab

Evolution of the traditional black-box base station architecture toward a virtualized gNB with a functional split



CU: RRC, SDAP, and PDCP

DU: RLC, MAC, frequency-domain functionalities

RU: time-domain functionalities

Features:

Decoupling of hardware and software

 The non-real-time application software of the access network is separated from dedicated hardware and runs on general-purpose x86 servers.

Unified interfaces

Standardized set of communication protocols and data models that allow for seamless interoperability between the various components of a RAN.




A©E-Lab

OpenAirInterface (OAI)

5G software alliance for democratizing wireless innovation

- Main Projects: 5G RAN Project & 5G Core Network Project
- Main application: Simulation testing of base stations and core networks, and deployment of temporary base stations
- Deployment platform: CPU + FPGA/GPU
- Target Stakeholders: Researcher and Special application scenarios (Disaster relief)





5G RAN

OAI 5G RAN PROJECT GROUP

OpenAirInterface 5G Radio Access Network

Project The scope of the OAI 5G RAN project
is to develop

5G CORE NETWORK

5G CORE NETWORK The goal of the OAI-5G Core Network (CN) project group is to provide a 3GPP-Compliant 5G Standalone (SA) CN...





srsRAN



A©E-Lab

srsRAN Project

Open-source 4G and 5G software radio suites developed by Software Radio Systems

- Implementation Language: C++
- Deployment platform: x86, ARM and AMD processors with SIMD
- Target Stakeholders: Researcher and 5G private network deployment (Factory automation, smart industrial parks)
- Main Features:

Compare to OAI:

srsRAN: more lightweight and easier to deploy, suitable for quickly verify communication solutions or build low-cost testing environments.

OAI: more focused on indepth protocol research and the simulation of complex scenarios.







Portable across compute hardware platforms and architectures



Scalable from Raspberry Pi to the Datacenter



Commercial-grade open-source software


Proprietary Solutions



A©E-Lab

Amarisoft Technology

Deliver distinctive eNB, gNB, and UE simulator software to the wireless industry, compatible with readily available off-the-shelf hardware, including the physical layer.



Amarisoft's Projects overview

Target Stakeholders: Researcher and Industry

- For Labs: Offer cost-effective and high-quality test
 equipment for both device and base station testing.
- For Industry: Provide the network deployment market with comprehensive products and services that address the requirements of both public and private networks.

Problems: The ecosystem is closed, and AI is not supported.

AI-RAN







A©E-Lab

Feature: One Accelerated Infrastructure (GPU) for AI and RAN


Benefits:


- Unlock New AI Applications and Services
- Maximize Resource Utilization
- **Boost Radio Performance**
- Prepare for 6G
- One Extensible Architecture

Three Aerial-based platforms:

- Aerial CUDA Accelerated RAN
- Sionna Neural Radio Framework
- NVIDIA Aerial Omniverse Digital Twin

Target Stakeholders: Researchers and operators





Compared to the previous projects:

- ✓ Support Al-native mobile network.
- ✓ Lower power consumption than RAN implemented by x86.

Comparisons and Preview of Our Solution

							– A©E-Lab —
		OAI	srsRAN	Amarisoft	AI-RAN	Modem+NPU	Our Solution
For	UE Simulation	✓	√	✓	✓		✓
Researchers	RAN Simulation	✓	✓	✓	✓	Var Skar Skar	✓
	Private Network	✓	✓	1	✓	✓	✓
For Commercial	RAN (For operators)				✓	✓	✓
Commercial	UE	y, 19/y, 19				V	✓
Al F	Performance				High	High	Almost High
Baseba	nd Performance	Low	Low	Low	Medium	High	Almost High
Ene	rgy Efficiency	Low	Low	Low	Medium	High	High
	Cost	x86 (High)	x86 (High)	x86 (High)	GPU (High)	ASIC (Low)	Venus (Low)
	cosystem	Open	Open	Closed	Open	Closed	Open

OAI & srsRAN: run on x86/arm CPUs, poor performance, mainly used for research simulation, do not support Al-native.


AI-RAN: run on GPU, higher energy consumption of communication than ASIC, can't be used on UE side.

Modem+NPU: Inflexible for academic research and high latency caused by inter-chip communication.

Our Solution

A©E-Lab

■ To build a open-source, fully software-defined and evolvable, Al-integrated mobile network baseband architecture



An Open-Source library for 5G, 4G, GNSS, LoRa and etc.

Al and wireless baseband processing (WBP) integrated toolchain

Multi-Core Dataflow-Driven RISC-V Domain Specific Architecture for Integrated AI and WBP

- Background & Motivation
- Related Works
- Echo: An Open-Source 5G/4G/GNSS/LoRa/Al Library
- Venus: A Multi-Core Dataflow-Driven RISC-V Domain Specific Architecture and Implementation on 40nm CMOS
- Zoozve: A Strip-Mining-Free RISC-V Vector Extension Compiler
- Conclusion

Integrated AI and Wireless with Software & Hardware Joint Opt.

A©E-Lab

Venus & Echo

A software-hardware fully decoupled solution designed for AI-Native wireless baseband

Venus: The first domain-specific RISC-V instruction set architecture integrating AI and communication.

- ➤ Al-Communication converges instruction sets
- > Fully decoupled software and hardware design
- Programmable DSA accelerator

Echo: The open-source wireless Testbench built upon the Venus instruction set.


- Full-stack emulation environment
- > Communication performance evaluation
- ➤ High-performance wireless operator library

	Flexibility	Wireless Performance	Wireless EE	AI Performance	AI EE	Cost
Venus	High	High	High	Almost high	High	Low
AI-RAN	High	High	Low	High	High	High
DSP+NPU	Low	Medium	High	Medium	High	Low

What is **Echo**?

A©E-Lab

The open-source ComAI development platform build on AURA architecture and Venus RISC-V SoC.



^[1] Xu, Siyi, et al. "Zoozve: A Strip-Mining-Free RISC-V Vector Extension with Arbitrary Register Grouping Compilation Support (WIP)." Proceedings of the 26th ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems. 2025.

^[2] Jiang, Limin, et al. "A hierarchical dataflow-driven heterogeneous architecture for wireless baseband processing." *Proceedings of the 30th Asia and South Pacific Design Automation Conference*, 2025.

What will *Echo* do & Who is *Echo* for ?

A©E-Lab

What Echo can do?

Unified Com & AI Development

Simplifies joint AI and communication system design through one unified programming model.

Dual-Precision Execution

One codebase, dual targets — generate both floating-point and fixed-point versions for fast deployment.

- > Software-Hardware co-design & cycle-accurate simulation
- > Higher performance and better energy efficiency than GPPs

Table.1 Comparison with earlier works for performance and software-friendliness

Work	Platform	Standard	SW Friendly	Latency (ms)	Speedup
Baseline	Zynq [±]	NR	No	284.15	1.00×
Venusian	FPGA	NR	Yes	5.51	51.57×
[13]	Intel CPU* Intel CPU (w/ ISPC)	LTE [†]	No	184.34	1.54×
[13]		LTE	No	19.88	14.29×
[14]	Nvidia GPU [∓]	NR	Yes	1612.28	0.18×
[14]	Intel CPU	NR	Yes	253.50	1.12×

[±] Conducted on an Arm Cortex-A9 CPU running at 666.66 MHz.

Academia & Researchers

→ Open-Source Platform for Communication-Al Research

Echo provides a low-cost, low-power environment to prototype and validate communication algorithms with real-world performance. Ideal for academic research and rapid innovation.

Industry

→ Decoupled Software-Hardware Baseband Chip Solution

Accelerate your baseband chip development with a modular, software-first approach.

• R&D Cycle Reduced: From 12–18 months to just 3–6 months.

Standards Organizations

→ Fast-Track 6G Technology Validation

Streamline the path to 6G standardization with efficient tools and full-stack communication-Al libraries.

Cut traditional prototype cycles (3–5 years) down to months.

^{*} Conducted on an Intel i7-12700H CPU running at 3.1 GHz.

[∓] Conducted on a Nvidia RTX 3080 GPU.

[†] Long-Term Evolution.

A©E-Lab

Echo v0.1: (Current Features)

- ✓ Complete Application Development Support Includes compiler, libraries, debugging, and simulation tools.
- ✓ Hardware-Consistent Fixed-Point Simulation and register usage analysis
- ✓ 3GPP-Compliant 5G/LTE PHY Library

 Such as channel coding (Polar/Turbo/LDPC), OFDM, channel estimation, modulation...
- ✓ 5G Cell Search Demo Implemented

 End-to-end demo showcasing Venus-based baseband algorithm implementation.
- ✓ A few AI operators




Fig.2 Single Venus tile performance compared with Intel AVX, Arm Neon and TI C64x+ DSP.

uccessfully

d Signals

★ Try Echo Today !!!

- We invite you to download and experience the *Echo* platform.
- Our simulator can perform full cell search and decode MIB/SIB now.
- The same application can also be deployed directly on the Venus chip for real-time execution.


Home Page:

https://acelab-shu.github.io/ACE-Echo

Future Roadmap of *Echo*



Echo Project Release Timeline:





Echo v1.0 beta

Scheduled for release before January 1, 2026

A major milestone in our open-source journey —— officially introducing a unified programming paradigm for Communication-Al fusion.

Main Features:

- Unified programming model for Com & AI
- Cycle-Accurate Simulator for software-hardware co-design
- Al Operator Library
- Richer Operator Library of signal processing


With *Echo*, we aim to **lower the barrier to intelligent baseband innovation** — enabling a broader community to explore, simulate, and accelerate next-generation wireless systems.

We warmly welcome more developers, researchers, and collaborators to join us on this journey.

With Echo —— Rapid Prototyping Al-native Wireless Networks

A©E-Lab

Echo provides cycle-accurate execution time estimation for programs when deployed on Venus.



From programming languages to hardware design, Our full-stack vertical integration enables us have a clear understanding of the mapping between each Venus language and hardware, so we can directly give the actual execution time of the program written by the developer on the Venus chip of the selected size and configuration.

Programming model description, including multi-level dataflow scheduling

With Venus & Echo —— Rapid Product Commercialization

A©E-Lab

Traditional baseband development process

Floating-point simulation validation Fixed-point simulation validation ... a lot of work RTL Design ... a lot of work **FPGA** prototyping ... a lot of work Tape-out ... Good Luck Chip function verification

With the Help of Venus & Echo

Develop your program by the *Echo*

Echo provides comprehensive simulation reports encompassing both floating-point and fixed-point results. Developers can directly inspect the fixed-point implementation outcomes, while leveraging the floating-point reference data to isolate error sources - determining whether discrepancies stem from algorithmic flaws or excessive quantization errors.

Concurrently, *Echo* generates hardware deployment runtime projections, enabling engineers to verify real-time performance compliance with system requirements.


Program the software into the *Venus* chip

With Venus & Echo —— Low-cost & Reliable Communication Testing

A©E-Lab

Many new scenarios !!! Impossible to create simulation environments that perfectly replicate real-world.

Just software simulation cannot guarantee the reliability of communication algorithms in actual deployments.



Comparison of different platforms in real scenario testing

	Venus	GPU	ASIC	x86/arm
Power	Low	High	Low	High
Cost	Low	Medium	High	Medium
Time	2-3 days	2-3 days	1-2 years	2-3 days

For instance, when validating UAV (Unmanned Aerial Vehicle) communication algorithms, power-hungry GPU and x86 architectures prove inadequate for sustained aerial operations due to excessive energy consumption. Meanwhile, ASIC solutions require a 12-month tape-out cycle with costs exceeding \$1million for advanced node implementations.

Three steps Complete the application development of Venus

Step1: Write functions (tasks) based on the Venus language

```
#include "riscv_printf.h"
#include "venus.h"
short rxSignalLength = 432;
short softBitlLength = 864;
int Task nrPBCHDemodulate( v4096i8 inSignal real, v4096i8 inSignal imag)
  /*-----*/
   v4096i8 softbit;
   _v2048i16 softbit_shuffle_index_tmp;
  vclaim(softbit_shuffle_index tmp);
 vclaim(softbit);
  vrange(softbit shuffle index tmp, rxSignalLength);
  softbit shuffle index tmp = vmul(softbit shuffle index tmp, 2, MASKREAD OFF, rxSignalLength);
 vshuffle(softbit, softbit shuffle index tmp, inSignal real, SHUFFLE SCATTER, rxSignalLength);
  softbit_shuffle_index_tmp = vsadd(softbit_shuffle_index_tmp, 1, MASKREAD_OFF, rxSignalLength)
 vshuffle(softbit, softbit_shuffle_index_tmp, inSignal_imag, SHUFFLE_SCATTER, rxSignalLength);
 vreturn(softbit, softBitlLength);
```

- ✓ Similar to C
- ✓ Added a new variable type
 - --Vectors
- ✓ Added vector calculation

instructions for Venus, such as

vshuffle, vmul, vsadd

Echo: Programming examples (2/3)

A©E-Lab

Step2: Write a .bas file to connect the functions (tasks) you developed into a DAG.

```
dag dag1 = {
    [ncellid] = Task_SSS_Search(d_SSS0, d_SSS1, rxData_real, rxData_in
    [dmrs index] = Task nrPBCHDMRSIndices(init dmrs index, ncellid)
    [iBar SSB] = Task iBar SSB Search(seq1, seq2 init table 0,
   seq2 init table 3, seq2 init table 4, seq2 init table 5, seq2 ini
   seq2 init table 9,
                       seg2 init table 10, seg2 init table 11, seg2
   seq2 init table 14, seq2 init table 15, seq2 init table 16, seq2
   seq2_init_table_19, seq2_trans_table_0,
                                            seq2_trans_table_1,
   seg2 trans table 4, seg2 trans table 5, seg2 trans table 6, ncell
   rxData shuffle index)
    [dmrs_real, dmrs_imag] = Task_nrPBCHDMRS(seq1, seq2_init_table_0,
   seq2_init_table_3, seq2_init_table_4, seq2_init_table_5, seq2_ini
   seq2_init_table_9, seq2_init_table_10, seq2_init_table_11, seq2_
   seq2 init table 14, seq2 init table 15, seq2 init table 16, seq2
   seq2 init table 19, seq2 trans table 0, seq2 trans table 1, seq2
    seq2 trans table 4, seq2 trans table 5, seq2 trans table 6, ncell
    [h_real, h_imag] = Task_nrPBCHChannelEstimate(rxData_real, rxData_
    global_coef_h, rxData shuffle index)
    [pbch index] = Task_nrPBCHIndices(init_dmrs_index, ncellid)
    [pbchEq_real, pbchEq_imag, csi] # Task_nrPBCHEqualize(rxData real.
    rxData shuffle index)
```

hCORESETO OFDM &PDCCH0 Demod **PBCH** Symbol 2 Channel **MIB Esitmate** Decode **PBCH PBCH PBCH DMRSIdx** Bit Equalize **Process PBCH PBCH PBCH** Descramble

Screenshot of a portion of NR PBCH.bas

Directed Acyclic Graph (DAG) of NR PBCH

Echo: Programming examples (3/3)

A©E-Lab

Step3: Write L1 scheduler files to delivery Dag-level tasks, to control hardware interrupts and data transmission with the DFE (Digital Front-End)

```
dfe_init();
  BCH解码
if (fifo_size(&rfdata_init) > 1) {
  fire_dag(pbch, 2, 2, &rfdata_init, &cellid_s, &ssSlot_s, &crc_s);
dag fence();
// 调整DFE时偏
timer_offset = FRONT_READ(DFE_REG(slot_timer)) + symbol;
CONFIG_DFE_REG(slot_timer, TIMER_CONFIG(timer_offset));
// CCH解码
rfdata_cch.frame[0] = RULES;
rfdata_cch.frame[1] = IS_EVEN(pdcchFrame) ? EVEN_ID; FRAME_ID;
rfdata cch.slot[0] = SPEC NUM;
rfdata_cch.slot[1] = ssSlot + NSlot;
if (fifo_size(&rfdata_cch) > 2) {
  fire dag(pdcch, 2, 1, &rfdata cch, &rfdata cch, &crc s);
dag_fence();
```

Specify the Dag to be calculated, its trigger conditions, and data inputs

Control and configure the digital RF front-end

Other features:

- 1. Handling peripheral interrupts
- 2. Handling DMA interrupts
- 3. Analyze DAG return values
- 4. Controlling DMA data transfers
- 5.

Echo -- Basic Framework is Ready

A©E-Lab

- ✓ L1 Scheduler: Interact with hardware peripherals, interrupt handling, and Dag-level task delivery
- √ L2 Scheduler: Dag analyze and task delivery
- ✓ Venus Compiler: The whole process of compilation preprocessing, compilation, assembly, linking

Emulator and open-source repositories are coming soon......





Figure - Compilation workflow for Venus Compiler (Zoozve) in LLVM

LTE/NR & Al High-performance Operator Library

A©E-Lab

- ✓ Almost all modules in the LTE/NR physical layer are already supported.
- ✓ Some of the basic operators of AI.
- ✓ Well-optimized modules such as FFT, LDPC, Polar, channel estimation, etc.

More high-performance modules will be available soon ...



Kernel	Platform	Config.	Performance	
			Clock cycles	
		N = 128	588	
	DSP[10]	N = 512	2559	
		N = 2048	11922	
		N = 128	211	
FFT	HW accel.[1]	N = 512	845	
		N = 2048	3875	
		N = 128	251	
	This work	N = 512	1122	
		N = 2048	5073	
			Norm. Thrpt.	
	GPU[4]	N = 512	0.25	
	GFU[4]	N = 1024	0.21	
BP decoding	ASIC[15]	N = 1024	15.23	
	This work	N = 512	0.54	
	11115 WOLK	N = 1024	0.53	

Echo Toolbox

FFT, Channel Estimation, Polar, LDPC, Turbo... Matrix Multiplication, 2D-Convolution, Max-pooling...

NR/LTE Cell Search Demo

A©E-Lab

We used the *Venus* instruction set to complete the NR/LTE cell search process on the *Echo*, and through FPGA prototyping, we realized the communication with commercial base stations.




Figure -- Evaluation platform for proof of our solution.

- Background & Motivation
- Related Works
- Echo: An Open-Source 5G/4G/GNSS/LoRa/Al Library
- Venus: A Multi-Core Dataflow-Driven RISC-V Domain Specific Architecture and Implementation on 40nm CMOS
- Zoozve: A Strip-Mining-Free RISC-V Vector Extension Compiler
- Conclusion

- A cache-free manycore architecture is proposed to increase energy and area efficiency without compromising performance due to the predictable data processing nature of WBP.
- We develop a pack-and-ship data dispatch system to enable the tiles to operate in a bundled access and execution style, which can drastically reduce the cost of data movement. Modular/Decoupled
- A hierarchical dataflow task scheduling scheme is designed and two strategies, namely multi-threading and lazy-deletion, are proposed to fully utilize the hardware resources.

Cyclical/Predictable


Wireless Baseband Processing (WBP) Architecture

A©E-Lab

WBP: How?

DDSP:

- ✓VLIW boosts ILP
- √ High control overhead limits scalability




■X86 Server/GPGPU:

- ✓ Massive computing capability
- √ High energy consumption



DASIC:

- ✓ Best PPA
- ✓ Long time to market



Related Works


A©E-Lab

■ Various works have been presented in academia seeking a way towards manycore parallel computing for WBP.

	Work	Core Heterogeneity	Scalability	DLP	TLP	HW/SW Co-design
GPPs	Sora					
Sys-leve	TeraPool				-	
	SPECTRUM					
N ₂ O ₂	MACRON				////-	
NoCs	MAGALI				// -	
ASIP	DXT501					
	Ours					

System Design: Architecture

- Tile: RV32IM core with customized vector extension & local scratchpad memory.
- L2 DMA: Orchestrating Tiles via a scalar scheduler.
- CS-SPM: Swap space for cluster.
- Main scheduler: Managing highlevel scheduling; Directing the main DMA engine to transfer data between main memory and the clusters.



A©E-Lab

■ NUMA Approach:


- □ Each tile and cluster has its own SPM, accessed by *outside* DMA.
- □ Eliminating fragment memory access.


■ Before Execution

- □Alter T-SPM direction by atomic instructions.
- □DMA moves data from CS-SPM to T-SPM.
- ☐ Change back T-SPM direction to the RV core.
- □ De-assert core reset.

■ After Execution

- ☐ Store results in T-SPM.
- Notify attributes of return value to CSRs.
- □Alter T-SPM direction & Issue an interrupt.
- □DMA retrieve data back to CS-SPM.







System Design: Heterogeneous Configuration

A©E-Lab

■ Configurable dimensions for WBP

- 1 # of clusters & tiles: Enhancing thread- & task-level parallelism of processing Tx & Rx in consecutive time slots dependent on protocol throughput.
- 2 SPM footprint: Dependent on computation type: FFT, Polar decoding; Multi-threading capability.
- 3 # of lanes and VRFs: Enhancing DLP capabilities.






Execution Model: Dataflow Model


A©E-Lab

■ WBP interpreted as DAGs


- □A subsequent module is activated only when all preceding tasks are complete.
- □WBP follows a consistent flow over time, enhancing data locality as the DAG information is unlikely to be reconfigured on the hardware.
- Less scheduler-bounded




Thread: Several related tasks, representing a complete transmit or receive processing flow.



- Attributes guide the scheduler in selecting the most suitable tile for deployment.
- Runtime adjustment of DAGs
 - ☐ Tasks can be dismissed on-the-fly once the worst-case DAG is determined.
 - ☐ If the blind detection task detects fewer users, the computational burden can be reduced.





Execution Model: Multi-Level Scheduling

A©E-Lab


■ Thread-Level Lazy-Deletion

- Does not immediately free up DAG memory. Checks whether the DAG has already been deployed to a cluster and only transfers the data for the next thread issue.
- ☐ Checks the validity for running multiple threads within a single cluster. _
- ☐ Drop the least recent used DAG when all available computing resources are occupied.

```
Algorithm 1: The thread level scheduling scheme
  Input: tSet, cSet - Set of software threads and available hardware
         clusters in the system, respectively
  Output: aSet - Set of the beginning address of data and DAG ready
           to be transferred by DMA
1 aSet \leftarrow \emptyset;
2 foreach tID in tSet do
      addr \leftarrow \emptyset;
      if tID.status = READY then
          /* Find a cluster that has already deployed the
              DAG before
          cID \leftarrow \mathsf{codeDeployed}(tID):
          if cID \neq NULL then
               /* Memory request for the thread data
               addr \leftarrow memalloc(cID, tID.data);
              /* Get a new physical cluster ID
              foreach cID in cSet do
                   /* Make an inquiry per cluster
                  status \leftarrow threadManager(cID);
                  if status = TRUE then
11
                      goto line 15;
              /* Drop the least recently used DAG
              cID \leftarrow getClusterLRU():
              /* Register SW thread to HW cluster
               threadRegistration(cID, tID);
               /* Transfer DAG along with data
               payload \leftarrow mempack(tID.data, tID.DAG);
               addr \leftarrow memalloc(cID, payload);
           aSet[tID] \leftarrow addr
18 return aSet
```

■ Tile-Level Scheduling

- □ L2 Scheduler: Processes the nodes (tasks) in the task code pool and checks their readiness through the FIFO queues.
- □FIFO Lists: Track edges between the DAG nodes.
- □ Load Indications: Task to be processed and the preferred tile.
- □ L2 DMA: Transfers data from the compute data section to the heterogeneous tiles



■ Experimental Setup

SMIC40

Source

RTL

Kernels

Synopsys Design Compiler

Synopsys VCS

Synopsys ProtoCompiler

Tile Performance

Ablation Study

Link Throughput



Evaluation

■ Single-Tile Performance

- **□**@ 500 MHz
- □ Lies between commercial hardware and ASICs

□2.3x in FFT & 2x in BP

Kernel	Platform	Dec. Length	Norm. Thrpt.
	GPU	512	0.25
D.D.		1024	0.21
BP Decode	ASIC	1024	15.23
DCCCCC	Ours	512	0.54
		1024	0.53

Kernel	Platform	FFT Length	Clock Cycles
	DSP	128	588
		512	2559
		2048	11922
	HW Accel.	128	211
FFT		512	845
		2048	3875
		128	251
	Ours	512	1122
		2048	5073

Config: A 64-lane, 50.1 GOPS VXU

Evaluation

■ Ablation Study

- □12T vs. 3C4T-2L2S
- □6.5% power increase; 1.3x throughput
- □Under-utilization in single-level arch.
- □6.4% and 9.5% gain under lazy-deletion

Config:

Large (L) Tile (T): w/ 64-lane VXU, 32 VRFs

Small (S) Tile: w/ 8-lane VXU, 64VRFs


Baseline	Power (W)		Throughput (Mbps)		
+ extra features	12T	3C4T	Single-Level	Multi-Level	
12T / 3C4T arch.			8.5	21.2	
+ Multi-Threading	3.24	3.45	64.1	84.7	
+ Lazy-Deletion			68.5	93.6	

Evaluation

■ Link throughput experiment on prototype

cluster #2

- **□**5C9T
- □288Mbps



Module	Configuration
Channel Coding	Polar Codes
Rate-Matching	RV0
Scrambling	Gold Sequence
Modulation	QPSK
OFDM	128 subcarriers
Channel Estimation	Least Squares
Channel Equalization	Zero Forcing
Channel Decoding	Min-Sum BP

- Background & Motivation
- Related Works
- Echo: An Open-Source 5G/4G/GNSS/LoRa/Al Library
- Venus: A Multi-Core Dataflow-Driven RISC-V Domain Specific Architecture and Implementation on 40nm CMOS
- Zoozve: A Strip-Mining-Free RISC-V Vector Extension Compiler
- Conclusion

Zoozve: A Strip-Mining-Free RISC-V Vector Extension

A©E-Lab

☐ Strip-Mining-Free:


Introduce **asymmetric** instructions for efficient ultra-long vector operations.

□ Arbitrary Register Grouping:

Overcome the limitations of fixed register groups in RVV.

□ Compilation Support, LLVM:


Address the **constraint of the definition of vector types** and add passes to support Zoozve.



Compiler Implementation

■ Compilation Stages

Intrinsic Splitting (Step3) and Assembly Coalescing (Step5) passes have been developed.



■ Experimental Setup



A©E-Lab

■ Comparison with RVV


Metric:


- Dynamic Instruction Counts
- Strip-mining Iterations

FFT: 344.44× speedup

DOT: **76**× speedup

AXPY: 58.92× speedup





A©E-Lab


■ Comparison with RVV


Metric:


- Dynamic Instruction Counts
- Strip-mining Iterations
- Optimal Register Utilization

2D Convolution: 32×7×7

 $20.41 \times$ speedup








Heterogeneous Compilation: overview


A©E-Lab

■ Muilt-Level Integration

- □Task Scheduler: Takes the ONNX dialect as input, partitions tasks between the CPU and NPU based on hardware constraints or other specific requirements.
- □ Data Coordination: CPU/NPU storage format unification.
- Memory Manager: Unifies the management of CPU and NPU data spaces, ensuring the correctness of data access across layers while optimizing memory usage.



Heterogeneous Compilation: Framework



- (a) The workflow of our compilation framework;
- (b) The workflow of our previous NPU compiler, including translation, optimization, and execution;
- (c) The illustration of the multi-level intermediate representation.

- A©E-Lab

(C)


■ Experimental Setup

Software

ONNX-MLIR Toolchain

CNN Compiler

ONNX Format
CNN Model



Evaluation


Versatility


Task Scheduler


Memory Efficiency


Experimental Results

- Versatility: Effectively generates optimized instructions for various models, significantly enhancing the efficiency and performance of heterogeneous architectures.
- Performance: Achieves up to a 7.06× reduction in code density and up to a 5.58× improvement in memory usage, bridging the computational gap between CPUs and NPUs.









- Background & Motivation
- Related Works
- Echo: An Open-Source 5G/4G/GNSS/LoRa/Al Library
- Venus: A Multi-Core Dataflow-Driven RISC-V Domain Specific Architecture and Implementation on 40nm CMOS
- Zoozve: A Strip-Mining-Free RISC-V Vector Extension Compiler
- Conclusion

- Huge concerns over inefficient investment on mobile networks going forward.
- The integration of AI and communication has become a consensus for future development.
- The limitations of baseband chip architecture and ecosystem have further intensified concerns about the ability to support the continuous evolution of mobile networks.
- ☐ This study proposes:
 - ✓ A scalable, software-defined, AI-integrated, and sustainable baseband chip architecture built specifically for sustainable evolution of mobile networks
 - ✓ Al and wireless baseband functions can share resources on the computing units level, with short time-to-market and user-friendly programming model
 - ✓ Open-source and complete 5G/GNSS/etc. protocol stack and AI models are available soon...

Thank You

Email: jiangzhiyuan@shu.edu.cn





先进通信与计算芯片实验室
<u>A</u>dvanced <u>C</u>ommunication and <u>C</u>omputing <u>E</u>lectronics <u>Lab</u>
(A©E-Lab)

