

2021 Challenge ITU AI/ML for 5G Lightning-Fast Modulation Classification with Hardware-Efficient Neural Networks

Michaela Blott
Alessandro Pappalardo
Yaman Umuroglu
Felix Jentzsch



Background

> Xilinx

- >> Fabless semiconductor company, founded in Silicon Valley in 1984
- Today: ~4000 employees, \$3B revenue
- Invented the FPGA

> Xilinx Research - Dublin


- Established almost 15 years ago
- > ~10 researchers plus university program
- Highly active internship program
- > Focus: FPGAs in Machine Learning



What are FPGAs? Customizable, Programmable Hardware Architectures

The **chameleon** amongst the semiconductors...

Customizes IO interfaces, compute architectures, memory subsystems to meet the specific application requirements





Goal: Enabling many future DNN-based RF applications with extreme throughput and ultra-low latency



Enabling Lightning-Fast ML+Radio

RadioML Modulation Classification
Great showcase of what's possible

RFSoC

Adaptable radio platform with 6GHz DAC & ADCs and FPGA


Challenge:
Your optimized DNNs

FINNDNN-to-FPGA compiler

Yaman Umuroglu



Modulation Classification: what's in my RF spectrum?




- Rapidly label + understand RF spectrum
- Key enabler for...
 - spectrum interference monitoring
 - radio fault detection
 - dynamic spectrum access
 - numerous regulatory and defense applications
- DNNs promising for modulation classification
 - Especially for short-time observations

[O'Shea et al., Over the Air Deep Learning Based Radio Signal Classification, IEEE JSTSP'17]



Dataset: RadioML 2018.01A


- Provided by DeepSig
 - Licensed under CC BY-NC-SA 4.0
- Rich data for modulation classification
 - 24 modulation types
 - @ 26 discrete SNRs (-20 dB to +30 dB)
 - Total of 2.5M examples
- ▶ 1024 complex samples per frame
 - As in-phase/quadrature (I/Q) components
 - Shape: 1024x2




Examples of frame segments



Challenges: Accuracy is SNR- and Modulation-Dependent



Typical average accuracy over SNR





Typical confusion matrix

Need lots of data, careful training and testing



Challenges: Inference Throughput





Neural Network

DNN inference: large compute+memory footprint

Output:

Modulation Type

hidden layers: "deep" if > 1


Arrange Baseband Samples into a "Frame"

Sample-rate inference throughput is a challenge!




How fast can the DNN go?

- ▶ How much (time/energy/resources/...) is the inference cost?
 - Low cost = high throughput + low latency implementation becomes feasible
- ▶ Key determinants: cost of multiply-accumulate (MAC) operations and weights



Specialization is essential





Enabling Lightning-Fast ML+Radio

RadioML Modulation Classification
Great showcase of what's possible

Challenge:
Your optimized DNNs

RFSoC

Adaptable radio platform with 6GHz DAC & ADCs and FPGA

FINN

DNN-to-FPGA compiler




FPGAs are Masters of Specialization

 FPGAs can scale DNN performance through extreme specialization

- Reduced precision quantized arithmetic
 - Arbitrary bitwidth
 - Mix & match bitwidths between layers


Precision	MAC cost (LUTs)		
1-bit	~1.1		
2-bit	~4.4		
4-bit	~17.6		
8-bit	~70.4		

- Fine-grained sparsity
- Layer-parallel dataflow implementation



What is RFSoC? RFSoC= FPGA + ARM + DACs & ADCs

- ▶ Single-Chip Adaptable Radio Platform with Full Sub-6GHz Support
 - Elimination of analog RF signal processing and associated impairments
 - Increased flexibility to support wider bandwidths and multiple operating RF bands
 - Enablement of a software defined radio front end






Xilinx University Program: RFSoC 2x2 Project

PYNQ...


- Affordable RFSoC 2x2 kit at \$1,899 for academics
 - 2 RF DAC and 2 RF ADC channels
- PYNQ framework with JupyterLab IDE for exceptional ease-of-use
- Open-source resources including
 - Tutorial materials
 - Executable notebooks
 - Design examples



http://www.rfsoc-pynq.io/



DNN to FPGA Solution Stack





Brevitas

Training in PyTorch

algorithmic optimizations

- Train quantized DNNs
- Library of standard layers
- Pretrained examples

Focus of this challenge

ONNX Intermediate Representation

FINN compiler
Specializations of hardware architecture

- Hardware optimizations
- Generates dedicated FPGA accelerator

Deployment

Integrate accelerator into system and deploy









Enabling Lightning-Fast ML+Radio

RadioML Modulation Classification
Great showcase of what's possible


RFSOC


Adaptable radio platform with 6GHz DAC & ADCs and FPGA






The Challenge






Train a DNN on **RadioML 2018.01A**



Achieve at least 56.000% average accuracy over full SNR range



Minimize inference cost




Brevitas

O PyTorch





Sandbox environment for quantization-aware training



Provide training script for baseline model



Support, evaluate and rank the submissions




What we provide



Sandbox



- ▶ Reproducible environment including PyTorch and Brevitas
- ▶ Starting point: end-to-end guide for a baseline CNN





Inference cost: theory

Only MAC-intensive layers! (Conv, FC)

ßÔìØåÆæ9¼æ


Computation cost $>E4K L O i : i > E_0 , > E_k;$

ßÔìØææøÜÚÛçæ

Memory cost $>E4PAIL Í : Í > P_D;$


Normalized score (lower is better)

$$O ? K IN Aäw, \frac{> E4IR L O}{> = O A HANEE4IRAL O} E r äw, \frac{> E4IPA I}{> = O A HANEE4IRAL O}$$



Inference cost: practice

Measure inference cost using provided functionality in the sandbox




Shows how many MACs + weights at which precision



Baseline neural network

- "VGG10" 1D-CNN
- Topology proposed by dataset creators
- Proven performance against traditional classification techniques
- Quantized to 8-bit input/weights/activations
- Score for ranking is normalized to this baseline

Quantization	>E4RLO	>E4PAI	Score	Accuracy
8-bit	808M	1.2M	1.0	60%
4-bit	172M	485k	0.3	???



7x




How to minimize inference cost?

Alessandro Pappalardo



Standard training scenario




Training in floating point

Inference with floating-point

▶ High accuracy but not tuned for inference cost




Topology changes, quantization and pruning






Standard training + post-training quantization/pruning



- Quantization and sparsity are introduced after training
- ▶ Limited opportunities for reducing inference cost without affecting accuracy



Quantization and sparsity aware training




- Quantization and pruning are introduced during training
- More opportunities to balance accuracy with inference cost



Brevitas

Brevitas is:

- An open-source PyTorch library for quantization-aware training
- Designed from the ground-up to be extended
- Incremental complexity to trade off easeof-use with finer control
- Growing open source community with over 1500 downloads a month





Core features

- Easy to apply and extend in Python
 - Large library of composable building blocks, easily extendible in Python
- Deep integration with the PyTorch ecosystem
 - Quantized tensors and layers can be freely mixed with floating-point tensor and layers
- Orthogonal to other tools and techniques for training efficient NNs
 - Sparsity promoting regularization
 - Custom efficient layers
- ▶ Efficient at training time on CPUs and GPUs
 - Extensive use of PyTorch own JIT compiler for a supported subset of Python (TorchScript)



Example: floating-point to 3b4b MLP in PyTorch

```
# Define float MLP
nn.Sequential
   nn.Flatten (),
   nn.Linear (
       flat input size
                        , hidden size ,
       bias =True).
   nn.ReLU(),
   nn.Dropout (0.1),
   nn.Linear (
       hidden size, hidden size,
        bias =True),
   nn.ReLU(),
   nn.Dropout (0.1),
   nn.Linear (
        hidden_size , num_classes,
        bias =False ))
```



```
# Define quantized MLP
nn.Sequential (
   nn.Flatten (),
   gnn. QuantIdentity (bit_width =4),
   qnn.QuantLinear (
       flat_input_size
                        , hidden_size ,
       bias =True,
       weight bit width =3),
   qnn.QuantReLU(bit_width =4),
   nn.Dropout (0.1),
   gnn.QuantLinear (
       hidden size, hidden size,
       bias =True,
       weight bit width =3),
    qnn.QuantReLU(bit_width =4),
   nn.Dropout (0.1),
   qnn.QuantLinear (
       hidden_size , num_classes,
       bias =False,
       weight bit width
                         =3))
```





Logistics

Michaela Blott



Why submit to this challenge?


- Glory! We'll host a online workshop where top participants present
 - Award ceremony with Ivo Bolsens (Xilinx CTO)
 - Publish results
- ▶ Top-3 teams win local prizes




- Internship opportunities (subject to candidate suitability)
- Opportunity to jointly publish with workshop organizers
- ▶ Winners progress to global round of the ITU AI/ML in 5G competition
 - Top candidates evaluated by ITU judging committee
 - ITU awards and presentations at final conference in Dec. 2021
- 3- Invited journal article



Timeline



Evaluation



Rank based on normalized inference cost



General Rules & Submission Guidelines

- ▶ Register and submit on challenge portal (up to 4 people per team)
- Must be open source and end-to-end reproducible
- License restrictions
 - FINN & Brevitas open source
 - RadioML dataset (DeepSig Inc.) available under the <u>Creative Commons Attribution</u> <u>NonCommercial</u> <u>ShareAlike</u> 4.0 <u>License</u> (CC BY-NC-SA 4.0).
 - Read and adhere to the licensing terms
 - If an alternative license is needed, please contact directly info@deepsig.io.
 - Reference in all relevant academic papers when using these datasets.
- ▶ Read Full Evaluation criteria on https://bit.ly/brevitas-radioml-challenge-21



Resources

- Website, registration and submission: https://challenge.aiforgood.itu.int/matchmanager/#/match/matchdetail/34/matchinfo
- Repository (sandbox): https://github.com/Xilinx/brevitas-radioml-challenge-21
- ▶ FINN project page: https://xilinx.github.io/finn/
- Support through GitHub discussion page: https://github.com/Xilinx/brevitas-radioml-challenge-21/discussions
- Contact us directly: <u>mblott@xilinx.com</u>, <u>yamanu@xilinx.com</u>, <u>alessand@xilinx.com</u>

All of this can also be found on https://bit.ly/brevitas-radioml-challenge-21 under the Resources tab



We're looking forward to your submissions!







Thank You

